

REMARKS

Changes have been made to the specification to correct a typographical error and to insert a serial number, which was unknown at the time of filing. Consideration and an early allowance of this application are earnestly solicited.

Respectfully submitted,
Sierra Patent Group, Ltd.



Nicole E. Coppes-Gathy
Reg. No: 46,640

Dated: February 22, 2002

Sierra Patent Group, Ltd.
PO Box 6149
Stateline, NV 89449
(775) 586-9500

MARKED-UP VERSION

To read out a pixel sensor, the SFD node at the drain of the second MOS N-Channel source-follower transistor (labeled [VSD2] VSFD2 in FIG. 2A) is driven to the voltage VSFD, the ROW SELECT signal for the row of the array containing the pixel sensor 10 is asserted, and the output signal is thereby driven onto COLUMN OUTPUT line 32. The timing of the assertion of the VSFD2 signal is not critical, except that it should remain high until after the ROW SELECT signal is de-asserted as illustrated in FIG. 2A. It may be advantageous to limit the voltage slope at the rising edge of the ROW SELECT signal if VSFD2 is raised first, as disclosed in co-pending application serial No. [_____] 09/492,103, filed February 14, 2000, docket No. FOV-038.